FPGA Engineer
Overview
Join to apply for the FPGA Engineer role at EVS Broadcast Equipment.
We are expanding our R&D team to accelerate the Neuron product line, a
- speed processing platform designed for
- generation performance. The Neuron platform features advanced 400Gb interfaces, dual FPGAs, and a
- core ARM processor running Linux, serving as the backbone for our audio and video processing solutions, including Bridge, Convert, Protect, Compress, Shuffle, and View.
We are establishing a new agile R&D team in Porto, Portugal, collaborating with our existing teams in Gilze, the Netherlands. As an FPGA / Digital Design Engineer, you will develop
- performance digital designs, contribute to the technical direction of projects, and ensure the delivery of
- quality solutions that meet the demands of our rapidly evolving product ecosystem.
Job Description
- Design, develop, and implement
- performance digital systems for the Neuron product line, leveraging your expertise in FPGA and embedded systems. - Collaborate closely with
- functional teams across multiple locations to ensure seamless integration and alignment on project goals. - Contribute to all stages of the product lifecycle, from concept and design through to implementation and testing, ensuring timely delivery of milestones.
- Develop scalable and efficient digital designs that adhere to strict quality and performance standards.
- Stay at the forefront of technology trends and advancements in FPGA and digital design, bringing new ideas and approaches to the team.
- Troubleshoot and resolve complex technical challenges, ensuring robust and reliable solutions.
- Profile Experience as a FPGA /Digital Design Engineer, with a background in FPGA development and embedded systems.
- Expertise in designing
- speed digital systems, with
- on experience in hardware description languages (e. g. , VHDL, Verilog) and the Xilinx and/or Altera toolchain. - Familiarity with ARM-based processors, Linux environments, and
- speed interfaces (e. g. , 400Gb Ethernet), scripting language such as Python, is highly desirable. - Problem-solving abilities, with creativity,
-
-
- box thinking and a focus on delivering robust and efficient solutions. - Experience with Agile / SAFE development methods and tools (e. g. Jira, CI, Gitlab) is an asset.
- Excellent communication and interpersonal skills, with the ability to collaborate effectively in a global,
- site environment. - Aligned with EVS values: Innovation, Passion, Excellence, Agility, Accountability, Teamwork and Customer Success
Qualifications
- Experience as a FPGA /Digital Design Engineer, with a background in FPGA development and embedded systems.
- Expertise in designing
- speed digital systems, with
- on experience in hardware description languages (VHDL, Verilog) and the Xilinx and/or Altera toolchain. - Familiarity with ARM-based processors, Linux environments, and
- speed interfaces (e. g. , 400Gb Ethernet), and scripting languages (e. g. , Python). - Problem-solving abilities and a collaborative mindset for working in a global,
- site environment.
Languages
- Portuguese, Dutch or French is an asset
Offer
Becoming part of the EVS team includes a competitive salary and additional wellness and healthcare benefits. Flexible schedules and hybrid work options help preserve
- life balance.
EVS will support your skill and career development through internal mobility opportunities and a wide range of trainings. We foster a friendly, lively, and inclusive environment.
Check out our website if you want to know more about why you should join EVS!
Additional information
- Seniority level: Mid-Senior level
- Employment type: Full-time
- Job function: Engineering, Information Technology, and Product Management
- Industries: Broadcast Media Production and Distribution, Software Development, and IT Services and IT Consulting
- Informações detalhadas sobre a oferta de emprego
Empresa: EVS Broadcast Equipment Localização: Maia
Maia, Porto District, PortugalPublicado: 31. 10. 2025
Vaga de emprego atual
4 pessoas já viram esta oferta de emprego.